## IN THE CLAIMS:

Listing of claims:

## 1-2. (canceled)

- 3. (previously presented) A method for manufacturing a semiconductor device, the semiconductor device having a DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor formed in an analog element region of the semiconductor substrate, the method comprising the steps of:
  - (a) simultaneously forming a storage node of the first capacitor and a lower electrode of the second capacitor;
  - (b) simultaneously forming a dielectric layer of the first capacitor and a dielectric layer of the second capacitor;
  - (c) simultaneously forming a cell plate of the first capacitor and an upper electrode of the second capacitor; and
- (d) forming a first resistance element and a second resistance element in the analog element region,

wherein the step (d) is carried out simultaneously with step (c), and wherein a number of ion-implantations of impurity in a region where the first resistance element is to be formed is greater than a number of ion-implantations of impurity in a region where the second resistance element is to be formed so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element.

- 4. (currently amended) A method for manufacturing a semiconductor device, device according to claim 2, further comprising the step of: the semiconductor device having a DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor formed in an analog element region of the semiconductor substrate, the method comprising the steps of:
  - (a) simultaneously forming a storage node of the first capacitor and a lower electrode of

the second capacitor,
(b) simultaneously forming a dielectric layer of the first capacitor and a dielectric layer of
the second capacitor;
(c) simultaneously forming a cell plate of the first capacitor and an upper electrode of the
second capacitor;
(d) forming a first resistance element and a second resistance element in the analog
element region; region,
wherein the step (d) is carried out simultaneously with step (c); (c), and
wherein a number of ion-implantations of impurity in a region where the first resistance
element is to be formed is greater than a number of ion-implantations of impurity in a region
where the second resistance element is to be formed so that a resistance value of the first
resistance element is lower than a resistance value of the second resistance element; and
before the step (a), the step of simultaneously forming a word line that is a component of
the DRAM and a connection layer that is located in a common layer of the word line;
wherein the connection layer electrically connects the lower electrode to another element
in the semiconductor device.
5. (canceled)
6. (currently amended) A method for manufacturing a semiconductor <u>device</u> ,
device according to claim 2, further comprising the step of: the semiconductor device having a
DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a
second capacitor formed in an analog element region of the semiconductor substrate, the method
comprising the steps of:
(a) simultaneously forming a storage node of the first capacitor and a lower electrode of
the second capacitor;
(b) simultaneously forming a dielectric layer of the first capacitor and a dielectric layer of
the second capacitor;
(c) simultaneously forming a cell plate of the first capacitor and an upper electrode of the
second capacitor;

(d) forming a first resistance element and a second resistance element in the analog element region; region, wherein the step (d) is carried out simultaneously with step (c); (e), and wherein an impurity is diffused in a region where the first resistance element is to be formed so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element; and before the step (a), the step of simultaneously forming a word line that is a component of the DRAM and a connection layer that is located in a common layer of the word line; wherein the connection layer electrically connects the lower electrode to another element in the semiconductor device. 7. (canceled) 8. (currently amended) A method for manufacturing a semiconductor device, device according to claim 2, further comprising the step of: the semiconductor device having a DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor formed in an analog element region of the semiconductor substrate, the method comprising the steps of: (a) simultaneously forming a storage node of the first capacitor and a lower electrode of the second capacitor; (b) simultaneously forming a dielectric layer of the first capacitor and a dielectric layer of the second capacitor; (c) simultaneously forming a cell plate of the first capacitor and an upper electrode of the second capacitor; (d) forming a first resistance element and a second resistance element in the analog element region; region, wherein the step (d) is carried out simultaneously with step (c); (c), and wherein a silicide layer is formed in a region where the first resistance element is to be formed so that a resistance value of the first resistance element is lower than a resistance value of

the second resistance element; and


before the step (a), the step of simultaneously forming a word line that is a component of the DRAM and a connection layer that is located in a common layer of the word line;

wherein the connection layer electrically connects the lower electrode to another element in the semiconductor device.

9-20. (canceled)

A method as in claim 20, for manufacturing a 21. (currently amended) semiconductor device, the semiconductor device having a DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor formed in an analog element region of the semiconductor substrate, the method comprising: forming a first conducting layer and etching a portion of the first conducting layer to form a storage node of the first capacitor and a lower electrode of the second capacitor; forming a dielectric layer and etching a portion of the dielectric layer to form a dielectric layer region of the first capacitor and a dielectric layer region of the second capacitor; forming a second conducting layer and etching a portion of the second conducting layer to form a cell plate of the first capacitor and an upper electrode of the second capacitor; wherein the etching a portion of the second conducting layer also forms a first resistance element and a second resistance element in the analog element region; and performing at least one ion-implantation of an impurity into part of the second conducting layer prior to the etching a portion of the second conducting layer; wherein a number of ionimplantations of impurity in a region where the first resistance element is to be formed is greater than a number of ion-implantations of impurity in a region where the second resistance element is to be formed so that a resistance value of the first resistance element is lower than a resistance value of the second resistance element.

22. (currently amended) A method as in claim 19, for manufacturing a semiconductor device, the semiconductor device having a DRAM including a first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor formed in an analog element region of the semiconductor substrate, the method comprising:



24-26. (canceled)

27. (currently amended) A method as in claim 19, further comprising for
manufacturing a semiconductor device, the semiconductor device having a DRAM including a
first capacitor formed in a DRAM region of a semiconductor substrate, and a second capacitor
formed in an analog element region of the semiconductor substrate, the method comprising:
forming a first conducting layer and etching a portion of the first conducting layer to form
a storage node of the first capacitor and a lower electrode of the second capacitor;
forming a dielectric layer and etching a portion of the dielectric layer to form a dielectric
layer region of the first capacitor and a dielectric layer region of the second capacitor;
forming a second conducting layer and etching a portion of the second conducting layer to
form a cell plate of the first capacitor and an upper electrode of the second capacitor;
wherein the etching a portion of the second conducting layer also forms a first resistance
element and a second resistance element in the analog element region; and
forming a silicide layer in direct contact with an upper surface of the first resistance
element and forming an oxide layer in direct contact with an upper surface of the second
resistance element.

- 28. (previously presented) A method as in claim 27, wherein the silicide layer comprises titanium silicide and the oxide layer comprises silicon oxide.
  - 29. (canceled)